Enhancing Power Efficiency in FIR Filter VLSI Architecture for Seismic Signal Processing with Clock Gating (K. Rushendrababu, S. Siddaiah, V. Sai Siva Durga, P. Susmitha, & Y. Vamsidhar Rao, Trans.). (2025). International Journal of Scientific Research in Science and Technology, 12(2), 866-874. https://www.ijsrst.technoscienceacademy.com/index.php/home/article/view/IJSRST251222634