“VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture Using Clock Gating”. 2025. International Journal of Scientific Research in Science and Technology 12 (1): 658-66. https://www.ijsrst.technoscienceacademy.com/index.php/home/article/view/IJSRST25121205.